Search jobs > Cupertino, CA > Asic design engineer

ASIC Design Engineer

Apple
Cupertino
Full-time

Summary :

Are you an engineer looking to take on larger responsibilities while keeping a keen eye on the details? Do you enjoy working cross-functionally to solve multi-disciplinary problems end to end?

Join our team of highly motivated, high caliber, detail-oriented problem solvers.As an ASIC Design Engineer, your primary responsibilities will include chip architecture definition, block / function definition, specification, RTL design and simulation of digital functions on complex ASICs for next generation Apple products.

Key Qualifications : Description :

Description :

  • Work with system and architecture teams to define chip requirements
  • Define top level chip architecture and develop detailed uArch specifications for digital block functions
  • Implement the functions in Verilog RTL to specification
  • Utilize state of the art low power design techniques to achieve aggressive power targets
  • Support the DV team in verification closure for achieving first pass silicon
  • Perform all design integration activities like Lint, CDC, RDC, Synthesis & ECO
  • Work with Physical Design Team on resolving STA, physical, power and logical issues
  • Collaborate with internal and cross-functional Firmware, Si validation and System stakeholders

Additional Requirements :

30+ days ago
Related jobs
Promoted
Cisco Systems, Inc.
San Jose, California

You will engage in dynamic collaboration with verification engineers, designers, and cross-functional teams, working together to ensure the successful verification of the ASIC throughout its lifecycle. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing a...

Promoted
Efficient Computer
CA, United States

ASIC Physical Design Engineer. Efficient is hiring a senior ASIC Physical Design Engineer with experience in backend implementation from Netlist to GDSII. Engage with the digital design team to understand the architecture to address congestion and timing issues through design modifications and funct...

Promoted
Tbwa Chiat/Day Inc
San Jose, California

As a Senior ASIC Design Engineer, you will be. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive their design from concept to silicon to their next car. Work with system architects, software, hardware, and verification engineers to plan, architect...

Apple
Santa Clara, California

As we increase levels of parallelism, bandwidth and capacity, we are presented with design challenges exacerbated by clients with varying but simultaneous needs such as real-time, low latency, and high-bandwidth. Strong cache design background including good understanding of different memory organiz...

Amazon.com Services LLC
Sunnyvale, California

As a ASIC Design Engineer, you work with a team creating hardware accelerator IP to be deployed in a range of Amazon devices. ASIC design experience including owning end to end design of major SOC blocks. Help define and own ASIC design methodologies. Experience working closely with physical design ...

Cisco
San Jose, California

Cisco’s silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography silicon organization and a large campus (with onsite gym, healthcare, and café, social interest groups, and philanthropy), with the startup culture and breadth of growth...

Amazon.com Services LLC
Sunnyvale, California

ASIC Design Engineer, you work with a team creating hardware accelerator IP to be deployed in a range of Amazon devices. ASIC design experience including owning end to end design of major SOC blocks. Help define and own ASIC design methodologies. Experience working closely with physical design teams...

NVIDIA
Santa Clara, California

NVIDIA is looking for a Senior ASIC Design Engineer for our Memory Controller team! As a Senior ASIC Engineer, you'll join a group of hard-working engineers to craft and implement innovative Memory Controllers for our Tegra SoCs!. As a member of our Memory Subsystem Design team, you will collaborate...

BAE Systems
San Jose, California

ASIC design- performing architecture design, RTL coding/simulation, timing closure at layout phase. Are you interested in quantum imaging? Join us! In this role you can apply your expertise in Front End Digital design for ASICs driving our latest sensors – highlighted by their low read noise capabil...

NVIDIA
Remote, CA, US
Remote

We are now looking for a Senior ASIC Floorplan Design Engineer!. NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. Solve timing and routing congestion issues with physical and ASIC design teams by influencing early design and physical i...