Summary :
Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly.
Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here.
The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it! Join us to help deliver the next groundbreaking Apple product.
In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SOC using state of the art process technology.
Key Qualifications :
Minimum BS and 10+ years of relevant industry experience.Familiar with all aspects of timing of large high-performance SoC designs in sub-micron technologies.
Expert in STA and methodologies for timing closure, and have a deep understanding of noise, crosstalk, and OCV effects among others.
Familiar with circuit modeling including SPICE models and worst-case corner selection.Strong programming skills with Perl and TCL.
Experience with large design STA and Timing Closure.Expert in ECO techniques and implementation.Good communicator who can accurately describe issues, propose solutions, and drive them through completion.
Description :
- Work with design teams to understand and debug constraints, facilitate logic changes to improve timing.
- Work with Physical Design team, highlighting issues and best practices.
- Help create timing ECO’s for project tapeout.
- Create and maintain scripts and methodologies for analysis and runs.
- Create documentation and help with guidelines / specs.
- Deep analysis of timing paths to identify key issues.
- Implement timing infrastructure.
Additional Requirements :
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING). SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran stat...
Silicon Physical Design Engineer (STA)
Develop and own physical design implementation of multi-hierarchy low-power designs including physical-aware logic synthesis, design for testability, constraints, static timing analysis, formal verification, Gate level functional & timing ECO in advanced technology nodes. All employment decision...
ASIC/RTL/SOC Design Engineer
Job Title: ASIC/RTL/SOC Design Engineer. Experience in Synthesis / Understanding of timing concepts for ASIC is required. Logic design /micro-architecture / RTL coding is a must. Static checking tools like Lint, CDC, RDC, Spyglass DFT etc experience required. ...
Senior ASIC Physical Design and Timing Engineer
Hands-on experience in full-chip/sub-chip Static Timing Analysis (STA), timing constraints generation and management, and timing convergence. We are now looking for a motivated ASIC Physical Design and Timing Engineer to join our dynamic and growing team. Drive physical design and timing of high-fre...
SoC Physical Design Engineer, Electrical Analysis
Join us to help deliver the next groundbreaking Apple product!As a Physical Electrical Analysis Engineer on our SoC team, you will be driving the electrical analysis and verification of an SoC. As a member of our physical design team, you will be performing various electrical analyses at the block o...
STA Physical Design Engineer
Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for SoCs. STA Engineer with 15+ years' experience for STA position. Strong understanding of digital design ...
Physical Design Engineer
The focus of this role is to drive Physical design of critical Graphics blocks on latest architectures, and achieve best-in-class PPA by exploring improvements to RTL, Physical design flows and methodologies. Tasks to include RTL Synthesis, Placement, Clock tree synthesis, Optimization, Routing, Par...
Senior Logic Design Engineer– Physical Design
Physical design expertise including hands-on synthesis experience and in-depth knowledge of industry standard physical design tools is required. We are now looking for a Logic Design Engineer with Physical Design background!. As a member of our core CPU team, you'll be a liaison between Lo...
STA/FEINT Design Engineer
They will work closely with Fellows, Principal Engineers, Architects, collaborate with cross functional worldwide teams across Physical Design, Timing Analysis, Synthesis, Physical Verification, Power signoff, and mentor/coach/guide Design Engineers. Work closely with the SOC Architecture team for S...
Physical Design Engineer
ASIC design and design constraints level synthesis, placeand route, timing closure. Solidunderstanding of physical design flows. HardwareDesign Engineer, your main responsibilities will include:. Static Timing analysisand signoff closure. ...