Search jobs > Fremont, CA > Dft engineer

3D IC Solutions Engineer- DFT Design Engineer

Siemens
Fremont, CA
$145.7K-$262.3K a year
Full-time

SiemensEDA is a global technology leader in electronic design automationsoftware. Our software tools enablecompanies around the world to develop new and highly innovative electronicproducts faster and more cost-effectively.

Our customers use our tools to push the boundaries of technology andphysics in order to deliver better products in the increasingly complex worldof chip, board and system design.

JobOverview

SiemensEDA is seeking a senior level, self-starting, motivated, and high performingindividual for an opportunity to serve as a Design for Test (DFT) design lead inour 3D IC Solutions Engineering team in driving the development ofcomprehensive, end to end workflow solutions supporting the development ofadvanced 2.

5 and 3D System in Package (SIP) designs. These multi-domain workflowsolutions seamlessly integrate Siemens' industry leading EDA and MCAD tools thatfacilitate the architectural planning, physical design / verification, muti-diebased electrical, thermal, mechanical stress analysis and manufacturing test ofadvanced 2.

5 and 3D System-in-Package (SIP) designs.

Theprimary responsibility for this position is in developing scripts and workflowsto support the planning, integration and validation of DFT / Test support for packageand chiplet level testing of 2.

5 / 3D IC package designs. The DFT design leadwill work closely with the 3D IC solutions teams to integrate the DFT Test IOplanning into the respective workflows.

An additional responsibility is todevelop workflows to support wafer level test planning of 3D IC chiplets. TheDFT design lead will also work with industry working groups and standardsbodies to develop standardized format to define wafer sort test IO andintegrate these standards into the associated 3D IC workflows.

Referencedesigns and test structures and / or customer designs will be used in thedevelopment, testing and validation of these workflows.

The DFT design leadwill also provide technical support and guidance to the sales, marketing designservice organizations as required.

Thisposition may require periodic travel to work with customers in developing andvalidating these workflow solutions.

Requirements

  • BSor MS in Electrical / Computer Engineering
  • 10 or more years of IC DFT / Test design experience including :
  • Developing DFT / Test specifications and plans
  • Experience in using commercial DFT test tools : Siemens (Tessent), Synopsys (TestMAX), Cadence (Modus)
  • Experience in developing test strategies and solutions for integrated Silicon-on-Chip (SOC) IP including PVT, thermal, stress and aging sensors
  • Knowledge of latest 2.5 and 3D IC Test standards, experience a plus
  • Experience in supporting the planning, implementation and deployment of wafer sort and final IC test hardware and working knowledge of commercial Automated Test Equipment (ATE) testers
  • Working knowledge of IC tools and design methods a plus :

o RTLDesign / Verification, Logic Syntheses, LEC, STA analysis

o Placeand Route solutions : Siemens (Aprisa, Nitro, Tanner), Synopsys (IC / 3DIC / CustomCompiler), Cadence (SoC Encounter, Innovus, Virtuoso)

Working knowledge of Advanced Packaging EDA tools and design methods a plus :

o 2.5Dand 3D solutions (Si Interposer, FOWLP Package and Interposer, Organic Package)

o PackageDesign Cadence (APD / SiP), Siemens (XSI / XPD)

o Signal / Powerintegrity analysis : Siemens (HyperLynx SI / PI), Ansys (Redhawk, Totem, Swave),Cadence (Sigrity, Clarity)

  • Detailed knowledge of EDA data formats (Verilog, LEF / DEF, GDS, OASIS, etc.).
  • Working OS knowledge of Windows and Linux
  • Scripting / Programming : Python, Tcl, Perl, or similar languages required; Tk based GUI development is a plus.
  • Working competency with Microsoft Word, Excel, and PowerPoint.

Why us?

Working at Siemens Software means flexibility - Choosing betweenworking at home and the office at other times is the norm here.

We offer greatbenefits and rewards, as you'd expect from a world leader in industrialsoftware.

A collection of over 377,000 minds building the future, one day ata time in over 200 countries. We're dedicated to equality, and we welcomeapplications that reflect the diversity of the communities we work in.

Allemployment decisions at Siemens are based on qualifications, merit, andbusiness need. Bring your curiosity and creativity and help us shape tomorrow!

Siemens Software. Transform the Everyday

The salary range for this position is $145,700 to $262,300. Theactual compensation offered is based on the successful candidate's worklocation as well as additional factors, including job-related skills,experience, and relevant education / training.

Siemens offers avariety of health and wellness benefits to employees. Details regarding ourbenefits can be found here : www.

benefitsquickstart.com.In addition, this position is eligible for time off in accordance with Companypolicies, including paid sick leave, paid parental leave, PTO (for non-exemptemployees) or non-accrued flexible vacation (for exempt employees).

LI-EDA

LI-HYBRID

LI-PS1

Equal Employment Opportunity Statement

Siemens is an Equal Opportunity and Affirmative Action Employer encouraging diversity in the workplace. All qualified applicants will receive consideration for employment without regard to their race, color, creed, religion, national origin, citizenship status, ancestry, sex, age, physical or mental disability unrelated to ability, marital status, family responsibilities, pregnancy, genetic information, sexual orientation, gender expression, gender identity, transgender, sex stereotyping, order of protection status, protected veteran or military status, or an unfavorable discharge from military service, and other categories protected by federal, state or local law.

Reasonable Accommodations

If you require a reasonable accommodation in completing a job application, interviewing, completing any pre-employment testing, or otherwise participating in the employee selection process, please fill out the accommodations form by clicking on this link Accomodation for disablity form If you're unable to complete the form, you can reach out to our AskHR team for support at redacted .

Please note our AskHR representatives do not have visibility of application or interview status.

EEO is the Law

Applicants and employees are protected under Federal law from discrimination. To learn more, Click here.

Pay Transparency Non-Discrimination Provision

Siemens follows Executive Order 11246, including the Pay Transparency Nondiscrimination Provision. To learn more, Click here.

California Privacy Notice

California residents have the right to receive additional notices about their personal information. To learn more, click here.

6 days ago
Related jobs
Promoted
Oho Group Ltd
Mountain View, California

Come aboard a pioneering hardware startup in Silicon Valley as a ASIC Design Engineer. Here, you'll collaborate with some of the globe's most talented and dedicated engineers, shaping designs that push the boundaries of performance, energy efficiency, and scalability. We're in search of candidates w...

Promoted
USA Tech Recruitment
San Jose, California

Senior FPGA Design Engineer (Contract). I am partnered with a cutting edge startup, with strong financial backing, who are looking to bring on a Senior FPGA design engineer to develop their next generation AI hardware. Proficient in Verilog HDL and RTL design for Xilinx FPGA. Basic UNIX OS, device d...

Western Digital
San Jose, California

Western Digital is committed to providing equal opportunities to all applicants and employees and will not discriminate based on their race, color, ancestry, religion (including religious dress and grooming standards), sex (including pregnancy, childbirth or related medical conditions, breastfeeding...

Omni Design Technologies, Inc.
Milpitas, California

Senior Analog/Mixed-Signal Design Engineer focusing on Automation of high-performance analog-to-digital and digital-to-analog converters. Strong intuitive and analytical understanding of transistor-level circuit design including noise and mismatch analysis. Familiar with Cadence schematic capture, v...

Amazon.com Services LLC
Sunnyvale, California

Amazon Design Technologies is a multi-disciplinary team that provides design software, develops enterprise software applications, product data management (PDM), Computer Aided Design (CAD), Product Life Cycle Management (PLM) solutions, systems platforms and design processes to our Product Developme...

Adobe
San Jose, California
Remote

Do you have a passion for coding user interfaces, web standards, and building complex systems? Adobe Design is seeking a Senior Design Engineer to join the Spectrum design system’s Platform Engineering team as part of the Spectrum-CSS project. Platform Engineering bridges design and technology, prov...

US Tech Solutions
Mountain View, California

RTL design Engineer with strong experience in high speed PCIe designs and protocols, digital design principles in SoC and/or IP development, must have design background in Arteris NoC (Network on Chip) RTL generation or based on any other NoC tool. BS or MS in Electrical Engineering (or equivalent)....

Rodan Energy Solutions
700 University Ave (100% Remote), CA
Remote

Work with tools in the Microsoft Stack; Azure Data Factory, Azure Data Lake, Azure SOL Databases, Azure Data Warehouse, Azure Synapse Analytics Services, Azure Databricks, Microsoft Purview, and Power Bl. Implement curated common data models that offer an integrated, business-centric single source o...

IC Resources
San Jose, California

The Senior Verification Engineer will become part of a worldwide CPU team, you will analyse CPU architecture and micro-architecture implementations to devise optimal verification strategies. Join one of the world's foremost RISC-V companies as a Senior Verification Engineer, contributing to the deve...

Apple
Santa Clara, California

BS and 3+ years of relevant industry experience Experience with physical design, integration, and verification (PDV) experience on large processor and/or SoC designs Knowledge of industrial standards and practices in physical design, including floorplanning, partitioning, budgeting, place and route ...