Electrical Design Verification Test Engineer (EDVT)

Arista Networks
Santa Clara, CA, US
$55-$90 an hour
Full-time

Job Description

Job Description

Company Description

Arista Networks is an industry leader in data-driven, client-to-cloud networking for large data center, campus and routing environments.

What sets us apart is our relentless pursuit of innovation. We leverage the latest advancements in cloud computing, artificial intelligence, and software-defined networking to provide our clients with a competitive edge in an increasingly interconnected world.

Our solutions are designed to not only meet the current demands of the digital landscape but to also anticipate and adapt to future challenges.

At Arista we value the diversity of thought and perspectives that each employee brings to the table. We believe that fostering an inclusive environment, where individuals from various backgrounds and experiences feel welcome, is essential for driving creativity and innovation.

Our commitment to excellence has earned us several prestigious awards, such as Best Engineering Team, Best Company for Diversity, Compensation, and Work-Life Balance.

At Arista, we take pride in our track record of success and strive to maintain the highest standards of quality and performance in everything we do.

Job Description

We are seeking candidates who take pride in driving and sustaining product development

through manufacturing.

Who You’ll Work With

As an Arista Electrical Test Engineer, you will engage with Engineering, Platform Design, CM Partners, and other business functions.

You will get an opportunity to work with some of the smartest engineering and technical leaders in the industry.

What You’ll Do

  • Support the development of new and sustaining products by performing Electrical Design Verification Tests
  • Develop and execute system and component-level test plans and work closely with HW / SW design team to debug design failures
  • Develop and execute Python test scripts to perform EDVT
  • Find and resolve EDVT issues early in the development cycle by actively working with the diagnostic and hardware design teams
  • Closely interface / engage with cross-functional product teams (HW, SW, NPIE, MFG, PM) to address any EDVT dependencies to meet the project milestones

Qualifications

  • 2-5+ years of experience in Electrical Design Verification Testing (EDVT)
  • Good understanding of fundamentals of electrical engineering, programing, and networking technologies
  • Prior experience in system level testing using liquid cooling technology is plus
  • Excellent knowledge of complex system level debugging and root cause analysis.
  • Hands on capability to design and implement EDVT characterization tests with solid understanding of hardware design and manufacturing test parameters
  • Experience in Python, TCL / C / C++ / shell scripting with preferred experience in Python
  • Excellent verbal and written communication skills
  • Able to work well on a team and self-driven to work independently.
  • Able to handle moving the systems of 20lb to 50lb around the lab and chambers
  • This role requires min 3 days of work / week from HQ in Santa Clara
  • Analytic mindset to debug and root cause issues found during testing

This is a one year contract to hire role, with hourly pay range $55 to $90 per hour. The actual pay offered will be based on a wide range of factors, including skills, qualifications, relevant experience, and US location.

LI-SP1

Additional Information

Arista Networks is an equal opportunity employer. Arista makes all hiring and employment-related decisions in a non-discriminatory manner without regard to race, color, religion, sex, sexual orientation, gender identity, national origin or any other factor determined to be unlawful under applicable federal, state, or law law.

All your information will be kept confidential according to EEO guidelines.

11 days ago
Related jobs
ByteDance
San Jose, California

Define and execute test plan towards coverage target- Support performance verification, power-aware simulation, RTL/FW co-simulation, and GTL simulation. About the team:This team is at the forefront of technological innovation, specializing in the design, development, and production of CPUs for Byte...

Skyworks
San Jose, California

This position is for a Principal Design Engineer of RF acoustic wave filters at Skyworks San Jose Site. PhD in Electrical Engineering or equivalent with at least 5 years of job experience; or MS with 8 years of experience; or BS with 12 years of experience. Significant expertise with acoustic filter...

Quest Global
CA, United States

Job Description - Design verification. Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling. Experience in triaging regressions, debugging, and resolving down to RTL or Testbench issues. Experience with Formal Verification using tools like: Cadence JasperGold,...

SpaceX
Sunnyvale, California

DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING). We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). Write and revie...

SAMSUNG
San Jose, California

As a Design Verification Engineer you will contribute to the functional verification of GPU Shader Subsystem. Work with architects and designers to build verification environments and test plans. BS Computer Engineering, BSEE, or comparable and 6 + years industry experience in a design verification ...

Western Digital
Milpitas, California

Monitor regression and qualification test cycles, perform first level FA and triage of failures, prepare and present testing statistics, and work closely with cross-functional engineering teams to drive issues through closure. Maintain communication with technical marketing and applications engineer...

Micron
San Jose, California

An NVEG Staff Design Verification Engineer at Micron Technology is responsible for contributing to the design team's success by applying functional verification tools and techniques to 3D-NAND non-volatile memory designs. Collaborate with the design team to debug test cases and deliver functionally ...

Tata Consultancy Services
San Jose, California

Knowledgeof the latest state-of-the-art trends in DFT, test and silicon engineering. Verificationskills include System Verilog Logic Equivalency checking and validating theTest-timing of the design. Asa DFT engineer you will take part in each design stage of the product. ...

Apple
Sunnyvale, California

Would you like to join Apple’s growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient design and new technologies that transform the user experience at the product l...

Alltech Consulting Services
San Jose, California

Develop and execute test-plans for verifying correctness and performance of the design. Closely work with logic designers of the block being verified for test plan development, execution, debug, coverage closure and gate level simulations. Architect and implement simulation test bench in UVM. ...