ASIC Design Verification Engineer, Google Cloud
Job Title : ASIC Design Verification Engineer
Location : Sunnyvale, CA, USA
Are you ready to apply Make sure you understand all the responsibilities and tasks associated with this role before proceeding.
About the Job
As an ASIC Design Verification Engineer, you will be part of a team developing ASICs used to accelerate computation in data centers.
You will have dynamic, multi-faceted responsibilities in areas such as project definition, design verification, and silicon bring-up.
You will participate in the architecture, documentation, and verification of the next generation of data center accelerators.
Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running.
From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible.
Responsibilities
- Plan the verification of complex digital design blocks, understand the design specification, and interact with design engineers to identify important verification scenarios.
- Create a constrained-random verification environment using SystemVerilog and Universal Verification Methodology (UVM).
- Identify and write all types of coverage measures for stimulus and corner-cases.
- Debug tests with design engineers to deliver correct design blocks.
- Close coverage measures to identify verification holes and to show progress towards tape-out.
Minimum Qualifications :
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
- Experience with industry-standard tools, languages and methodologies relevant to the development of silicon-based ICs and chips.
- Experience with SystemVerilog (i.e., SystemVerilog Assertions or functional coverage).
Preferred Qualifications :
- Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture, or a related field.
- 6 years of experience in design verification.
- Experience with one or more of the following : networking, switching, congestion control protocols, PCIe, TCP / IP, RDMA, NVMe, or ARM interconnect protocols.
- Experience in Power aware verification, Gate level simulations, and Post silicon bring-up.
- Experience verifying digital logic at Register-Transfer Level (RTL) using SystemVerilog for Application-Specific Integrated Circuits (ASICs).
- Familiarity with ASIC standard interfaces and memory system architecture.
Compensation
The US base salary range for this full-time position is $127,000-$187,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location.
Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training.
Equal Opportunity Employer
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity / expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law.
To all recruitment agencies : Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location.
Google is not responsible for any fees related to unsolicited resumes.
J-18808-Ljbffr
Senior ASIC Design Engineer
A company is looking for a Senior ASIC Design Engineer responsible for digital SoC design and development. ...
ASIC/RTL Design Engineer - Senior
Work with verification and physical design teams to achieve high quality design and successful tape out. Must have proven track record of ASIC design on several production tape-outs. Write micro-architecture documentation and own major portions of the design and implementation of blocks to meet func...
ASIC Physical Design Engineer
ASIC Physical Design Engineer. Efficient is hiring a senior ASIC Physical Design Engineer with experience in backend implementation from Netlist to GDSII. Engage with the digital design team to understand the architecture to address congestion and timing issues through design modifications and funct...
ASIC Design Verification Engineer (PCIe/CXL Switch SoCs)
ASIC Design Verification Engineer (PCIe/CXL Switch SoCs). Design Verification experience with multiple successful tape outs. SystemVerilog #UVM #DesignVerification #PCIe #CXL #SoCs. Regression setup and debug RTL level and gate level simulations working with design team. ...
Senior ASIC Verification Engineer
NVIDIA is seeking an outstanding Senior ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. As a Senior Verification Engineer at NVIDIA, you will be responsible for verifying the design, architecture and micro-architecture using advanced verific...
Digital Design Verification Engineer
BSc in Electrical Engineering or Computer Engineering with 8+ years of experience in ASIC Design Verification or MS in Electrical Engineering or Computer Engineering with 6+ years of experience in ASIC Design Verification. Broadcom is looking for a senior level Digital Design Verification engineer. ...
Senior ASIC Verification Engineer, Coherent High Speed Interconnect
As a member of our verification team, you'll understand the design & implementation, define the verification scope, develop the verification infrastructure (Testbenches, BFMs, Checkers, Monitors), complete test/coverage plans, and verify the correctness of the design. As a ASIC Verification Engi...
Mixed-Signal Design Verification and Validation Engineer
BSc in Electrical Engineering or Computer Engineering 8+ years of experience in Mixed Signal Design Verification or MSc in Electrical Engineering or Computer Engineering with 6+ years of of experience in Mixed Signal Design Verification. Broadcom is looking for a senior level Mixed Signal Design Ver...
ASIC RTL Design Engineer, Annapurna Labs
Bachelors’ degree or higher in Electrical Engineering, Computer Engineering, or a related field with a graduation conferral date between December 2023-September 2024. Enrolled in a Master’s degree program in Electrical Engineering or Computer Engineering. In Annapurna Labs we are at the forefront of...
Design Verification Engineer
Develop and execute test-plans for verifying correctness and performance of the design. Closely work with logic designers of the block being verified for test plan development, execution, debug, coverage closure and gate level simulations. ...