Search jobs > Cupertino, CA > Asic design engineer

ASIC RTL Design Engineer, Annapurna Labs

Annapurna Labs (U.S.) Inc.
Cupertino, California, USA
$104K a year
Full-time

By applying to this position, your application will be considered for all locations we hire for in the United States.

In Annapurna Labs we are at the forefront of hardware co-design not just in Amazon Web Services (AWS) but across the industry.

The work we do is cutting-edge and internet-scale while also being deeply important to our customers. We design and build every component of our hardware and software to come together into products that our customers use for accelerated computing through Machine Learning acceleration and FPGA acceleration.

If you are interested in "building a complete product" from inception to delighted customers, Annapurna is a fantastic choice.

If this sounds exciting to you - come build the future with us!

Key job responsibilities

  • Participate in logic design activities as part of Amazon's machine learning custom silicon solutions
  • Work with physical design teams to achieve performance and area requirements.
  • Develop a deep understanding of the end customer requirements, including software applications, use models, system architecture and the SoC architecture / micro-architecture of our solutions
  • Develop and execute design automation mechanisms and flows

About the team

Diverse Experiences

AWS values diverse experiences. Even if you do not meet all of the qualifications and skills listed in the job description, we encourage candidates to apply.

If your career is just starting, hasn’t followed a traditional path, or includes alternative experiences, don’t let it stop you from applying.

Why AWS

Amazon Web Services (AWS) is the world’s most comprehensive and broadly adopted cloud platform. We pioneered cloud computing and never stopped innovating that’s why customers from the most successful startups to Global 500 companies trust our robust suite of products and services to power their businesses.

Work / Life Balance

We value work-life harmony. Achieving success at work should never come at the expense of sacrifices at home, which is why flexible work hours and arrangements are part of our culture.

When we feel supported in the workplace and at home, there’s nothing we can’t achieve in the cloud.

Inclusive Team Culture

Here at AWS, it’s in our nature to learn and be curious. Our employee-led affinity groups foster a culture of inclusion that empower us to be proud of our differences.

Ongoing events and learning experiences, including our Conversations on Race and Ethnicity (CORE) and AmazeCon (gender diversity) conferences, inspire us to never stop embracing our uniqueness.

Mentorship and Career growth

We’re continuously raising our performance bar as we strive to become Earth’s Best Employer. That’s why you’ll find endless knowledge-sharing, mentorship and other career-advancing resources here to help you develop into a better-rounded professional.

BASIC QUALIFICATIONS

  • Bachelors’ degree or higher in Electrical Engineering, Computer Engineering, or a related field with a graduation conferral date between December 2023-September 2024
  • Programming experience in System Verilog or UVM
  • Programming experience in C / C++

PREFERRED QUALIFICATIONS

  • Enrolled in a Master’s degree program in Electrical Engineering or Computer Engineering
  • Experience implementing computer architecture concepts and testing Verilog designs
  • Proficiency with a scripting language (Python or Perl)
  • Experience testing Verilog designs
  • 30+ days ago
Related jobs
Promoted
Fortinet
Sunnyvale, California

Candidate must be able to work with self-motivation and deliver on commitments with challenging schedules, lead design teams through various phases of ASIC design process including RTL design, chip level verification, coverage analysis, synthesis and STA. As a key member of Fortinet's ASIC design te...

Promoted
Fortinet, Inc.
Sunnyvale, California

Candidate must be able to work with self-motivation and deliver on commitments with challenging schedules, lead design teams through various phases of ASIC design process including RTL design, chip level verification, coverage analysis, synthesis and STA. As a key member of Fortinet’s ASIC design te...

Promoted
SpaceX
Sunnyvale, California

FPGA/ASIC DESIGN ENGINEER (SILICON ENGINEERING). We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). ASIC/FPGA Design E...

Promoted
Acceler8 Talent
Mountain View, California

Acceler8 Talent is seeking a Senior RTL Design Engineer to join a very well-funded AI hardware startup that’s developing groundbreaking hardware to solve critical bottlenecks in next-gen computing workloads. Own the entire logic and block design from analysis of design approach and tradeoffs, to spe...

Infinera
San Jose, California

Title: Staff ASIC Design Engineer. Design size/timing/power optimization via micro-architecture/RTL/Synthesis. Solid ASIC design (micro-architecture/implementation) and debugging skills. Good knowledge of ASIC design flow/tools, with backend knowledge being a great asset. ...

IC Resources
San Jose, California

As a Senior ASIC Design Engineer, you will be responsible for a range of tasks including microarchitecture design and documentation, RTL implementation, and more. Extensive experience with ASIC design and RTL logic design. Join a rapidly growing, well-funded startup specialising in AI inference comp...

Apple
Cupertino, California

Proven track-record in digital design including RTL design experienceStrong understanding of digital design flow including RTL simulation, logic synthesis, timing constraints, timing closure, STA, back annotation of parasitics, gate level simulation, equivalence checkingDefining methodology and crea...

SpaceX
Sunnyvale, California

ASIC DESIGN ENGINEER, DDR IP (SILICON ENGINEERING). We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). ASIC/FPGA Desig...

Braves Technologies
San Jose, California

Hand on ASIC-SoC Design verification tests and debug experience. ...

Annapurna Labs (U.S.) Inc.
Cupertino, California

Annapurna ML pathfinding team is a new function within the Annapurna ML go-to-market org that help customers accelerate their adoption of Annapurna ML products including AWS Trainium and AWS Inferentia. You will work directly with customer data scientists and ML engineering teams to port their model...