Job Description
Role Overview
- Current state of the art testbench development such as UVM methodology
- Experience in design verification with UVM and System Verilog is a MUST
As a Design Verification Engineer, you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems.
Responsibilities
- Triage regression failures and make testbench updates
- Debug functional errors in RTL model using simulation and debug tools.
- Maintain efficient and clean regression status
- Develop Scalable System Verilog / UVM testbenches for unit level and / or Cluster level verification.
- Review Architecture and Micro-Architecture specifications.
- Closely work with Architects and RTL designers.
- Define, maintain and execute unit level and / or Cluster level verification test plans.
- Generate and run Testcases on logic simulation models.
- Code Functional coverage models and System Verilog assertions.
- Drive Functional Coverage and Code coverage to closure.
- Integrate C++ reference model into Scoreboards
Requirements
- 5-15 year’s industry experience in a design verification role.
- Proficient in System Verilog / UVM / OVM, OOP / C++
- Knowledge of GPU, experience with Shader, Texture, or Memory System a plus
- Experience with code coverage and functional coverage driven verification methodology.
- Experience in creating, running and debugging of System Verilog / UVM constraint-random Testbench.
- Excellent working knowledge of scripting languages such as Python or Perl.
- Understanding of micro-architecture, logic design, FSMs, arithmetic data path pipelines.
- Strong functional verification experience including Test planning, Testbench Architecture, Test / Coverage Model / Assertion Development.
- Strong debugging skills
- Strong programming skills with good understanding of algorithms and data structures
Good verbal and written communication skills
Design Verification Engineer
Role Title: Emulation Methodology Engineer. Develop emulation tools, workflows and infrastructure in collaboration with RTL, verification, validation and SW teams for productivity during debug, runtime, and data analysis of results from emulation runs. Integrate and bring-up 3rd party accelerate ver...
Senior IP Design Verification Engineer
Responsible for Design Verification of complex IP using latest DV methodologies. Define and execute Formal verification plan to stress the design. Years of hands on experience in Design Verification (DV) on Complex IP used in subsystems. Experienced in all latest DV methodologies: Formal Verificatio...
Design Verification Engineer
As a Design Verification Engineer, you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Experience in design verification with UVM and System Verilog is a MUST. Develop Scalable System Verilog/UVM testbenches for unit level and/or Cluster ...
Design Verification Engineer
Our work ranges from rescuing projects struggling with verification, through sophisticated verification IP development, to complete methodology engineering. Key Qualifications BSc/MSc in Electronic Engineering, Computer Engineering, or Computer Science. Verification planning: Requirements capture an...
Design Verification Engineer
Define design verification methodology and test benches. Work with design and micro architecture teams to understand performance and functional goals of the design. Create software to verify architecture and functionality of pre-silicon hardware designs. Maintain deliverables to align with project g...
Design Verification Engineer
Must possess a BS in Electrical Engineering, Computer Engineering, Computer Science or similar field with 3+ years of experience OR MS in Electrical Engineering, Computer Engineering, Computer Science or similar field with 2+ years' experience. This position is an IP Verification Engineering role on...
RTL Design Verification Engineer
Job responsibilities include RTL design and validation for Fuse Soft IP, developing tests for designs and validating PROM Sub-system, IP, and Controller designs, identifying potential design limitations and bugs that can impact design margin and component yield. Clear documentation and communication...
Staff Design Verification Engineer
As a Staff Design Verification Engineer youwill play a pivotal role in ensuring the functionality andperformance of our custom mixedsignal ASICs. MS or PhD inElectrical Engineering or ComputerEngineering. Innovate the Futureof MixedSignal Processing: Join a WorldClass VerificationTeam. Collaborate w...
Sr Design Verification Engineer
Job Title: Sr Design Verification Engineer. Building on your background of Design Verification, RTL coding and IP Integration. Join the growing Encore Semi Front-End Development team to design and verify ASICs and SoCs targeting next generation applications. As a DV Engineer you will work with the t...
Senior Design Verification Engineer - Memory Subsystem Verification, C++, System Verilog
Are you looking to take on and tackle advanced engineering challenges? We are looking for open minded, flexible, innovative, and creative Engineers looking to join a new team to develop an end to end verification solution from IP/subsystem verification through advanced technics, including BIOS verif...