Job Description
Role : ASIC Physical Design Engineer
Work Location : San Francisco, CA / Santa Clara, CA
Interview : Phone / Skype
Job Type : Contact / W2
Job Responsibility
- Chip level floor planning, partitioning, timing budget generation, power planning, top-level PnR, CTS, block integration and ECO generation.
- Expertise in timing closure (STA) of high frequency blocks
- Handling blocks of high instance counts and complex designs 1M+ instances and clock frequencies about 1 GHz
- Experience with low power implementation and signoff, power gating, multiple voltage rails, UPF knowledge.
- Experience in Block-level and Full-chip integration.
- Knowledge of signoff closure Timing with SI and OCV, Power, IR and Physical Verification at both block and chip level
- Understanding constraints and fixing design / timing techniques
- Block level implementation from netlist to GDS
- Understanding SI prevention, fixing methodology and implementation
- Proficient in layout edit techniques
- Proficient in Synopsys Fusion Compiler, ICC / ICC2, PTSi, and Cadence EDA Tool Suite
- Experience in Design Automation and UNIX system.
- Experience in Tcl / Tk, PERL, Python is a plus.
Desired Skills & Experience :
- Must possess 8+ years of hands-on experience in handling block / chip level implementation from Netlist to GDSII
- Must possess hands on experience in timing closure and physical verification closure
- Must have handled blocks of sizes 1M instances and above at frequencies higher than 1GHz
- Experience in handling lower tech nodes that include 3nm, 5nm, 7nm, 10nm, 16nm, etc.
- Must have hands on tape-out experience in lower tech nodes in any of the tools mentioned such ICC / ICC2, Fusion Compiler or Cadence APR tools.
- Must have the ability to think on the spot for quick solutions and work-around at the time of tape-out to hit the schedule on time
- Must possess excellent scripting skills TCL or Perl or Python
- Experience in Synthesis and Formal is a plus
- Excellent verbal and written communication skills are required.
- Must possess excellent debug skills, analytical skills, and the ability to work independently.
- Must be highly motivated and possess excellent team spirit
Synopsys Or Cadence EDA Tool Suite, STA, PrimeTime-Si, PNR,
Synopsys Or Cadence EDA Tool Suite, STA, PrimeTime-Si, PNR, Python / TCL
Additional Information
All your information will be kept confidential according to EEO guidelines.
Physical Design Engineer
This role focuses on the physical design of integrated circuits (ICs), where you will be responsible for the end-to-end implementation of physical design processes, including synthesis, floorplanning, clock tree synthesis (CTS), and place and route. Physical Design Engineer – San Jose. Perform physi...
Principal Digital Full Custom ASIC Design Engineer-AI Tensor Development
Participate in the standard digital design flow and complete the physical design of AI tensors. AI Tensor Development Engineer, full-time based in the Bay Area. Design, optimize, simulate, and extract characteristic parameters for digital standard cells and custom circuits. Guide layout engineers in...
Physical Design Engineer
Physical Design Engineering team. Skill Set: BS or above in electrical engineering or computer engineering. Synapse Design has an exciting opportunity for a. We are looking for an experienced engineer. ...
Senior Staff Engineer, ASIC Design
We are seeking a highly skilled ASIC Design Engineer with expertise in backend design and experience in CPU/GPU/DSP RTL design to join our dynamic engineering team. The ideal candidate will have experience in the complete ASIC design flow, from RTL coding to backend physical design and tape out, wit...
Staff ASIC Design Engineer
Title: Staff ASIC Design Engineer. Solid ASIC design (micro-architecture/implementation) and debugging skills. Good knowledge of ASIC design flow/tools, with backend knowledge being a great asset. Control subsystem development in large mixed signal ASICs. ...
CPU Physical Design and Integration Engineer
BS and 3+ years of relevant industry experience Experience with physical design, integration, and verification (PDV) experience on large processor and/or SoC designs Knowledge of industrial standards and practices in physical design, including floorplanning, partitioning, budgeting, place and route ...
Senior ASIC Design Engineer
We are now looking for a Senior ASIC Design Engineer. NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. Great understanding of ASIC design flow including RTL design, verification, logic synthesis and timing analysis. As a key member of the GPU Design team, you...
Staff ASIC Design Engineer - Functional Safety
An ASIC Design Engineer with expertise in ISO-26262 functional safety standards. The ideal candidate will possess strong proficiency in ASIC/Silicon development - digital design, verification, and implementation, coupled with a deep understanding of safety-critical ASIC development processes. Implem...
SoC Physical Design Engineer, PnR
In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs and knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, plac...
ASIC Design Efficiency Engineer
We are now looking for an ASIC Design Efficiency Engineer!. NVIDIA is seeking extraordinary methodology engineers to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. Develop innovative HW, GPU and system designs to extend the state of the ...