Search jobs > San Jose, CA > Asic design engineer

Sr ASIC Design Verification Engineer

Encore Semi Llc
San Jose, California, US
$150K-$180K a year
Full-time

Position Title : Sr ASIC Design Verification Engineer

Please read the information in this job post thoroughly to understand exactly what is expected of potential candidates.

Location : San Jose CA ( Onsite )

Status : US Citizenship / Permanent Resident required.

As a member of the development team, you would implement and execute SV / UVM based Verification environments. Projects involve Verification of custom logic blocks as well as the Verification of the full chip integration of standard IPs and interfaces.

Qualifications :

10+ years of experience with SV / UVM based Verification environments including agents, scoreboards, coverage and randomization will be required.

Ideally, your experience would go beyond the usage of environments to being able to build such environments from scratch.

  • Design Verification experience including UART, SPI, and I2C.
  • 5+ years of experience in standard industry interface protocols, in particular PCIe and CXL protocols.
  • Good knowledge of Verification IP (VIP) from 3rd parties.
  • Experience with running regression and participating in RTL debug.
  • Experienced in Perl and / or Python scripting.

The anticipated annual base salary for this position is between $150,000 to $180,000, which also includes a comprehensive benefits package.

Full-Time Benefits :

  • 15 days of PTO per calendar year.
  • 10 paid Holidays per calendar year.
  • Comprehensive Medical Benefits : Company pays 80% of medical premium for Employee and Dependents.
  • Dental & Vision : Company pays 50% of Dental and Vision premiums for Employee and Dependents.
  • Voluntary Benefits : Dental & Vision Insurance, FSA, HSA and Gap Insurance.
  • Employee Assistant Program (EAP).
  • 401k Traditional & Roth.
  • Life / AD&D and Long-Term Disability.
  • Tuition reimbursement.

Equal Opportunity Policy Statement

Encore Semi, Inc. is an Equal Opportunity Employer that does not discriminate on the basis of actual or perceived race, religion, creed, color, age, sex, sexual orientation, gender, gender identity or expression, national origin, genetics, ancestry, marital status, civil union status, medical condition, disability (mental and physical), military and veteran status, pregnancy, childbirth and related medical conditions, or any other characteristic protected by applicable federal, state, or local laws and ordinances.

Encore Semi is also committed to compliance with all fair employment practices regarding citizenship and immigration status.

Our management team is dedicated to this policy with respect to recruitment, hiring, placement, promotion, transfer, training, compensation, benefits, employee activities, and general treatment during employment.

J-18808-Ljbffr

4 days ago
Related jobs
Promoted
Western Digital
Milpitas, California

WD product design for debug and test. Monitor regression and qualification test cycles, perform first level FA and triage of failures, prepare and present testing statistics, and work closely with cross-functional engineering teams to drive issues through closure. Maintain communication with technic...

Google Inc.
Sunnyvale, California

Plan the verification of complex digital design blocks, understand the design specification, and interact with design engineers to identify important verification scenarios. As an ASIC Design Verification Engineer, you will be part of a team developing ASICs used to accelerate computation in data ce...

Samsung Electronics GmbH
San Jose, California

A strong background in Design Verification and hands-on experience with both block-level and top-level is required to be successful in this role0As a System IP Design Verification Engineer you will contribute to the functional verification of LPDDR memory controllers. A strong background in Design V...

NVIDIA
Remote, CA, US
Remote

We are now looking for a Senior ASIC Floorplan Design Engineer!. NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. Solve timing and routing congestion issues with physical and ASIC design teams by influencing early design and physical i...

Enfabrica
Mountain View, California

Summary Join an ambitious and highly experienced team of silicon and distributed systems experts as a RTL design engineer. You have the opportunity to build a groundbreaking new category of product, working alongside some of the industry's most talented hardware and software engineers to create trul...

Support Revolution
San Jose, California

Collaborate with layout engineers, validation engineers, software engineers, firmware engineers, product engineers and other teams to discover and solve any engineering issues in early stage to ensure and enhance the quality of the products. The candidate will play a key role in the development proc...

Intel
San Jose, California

Candidate will be part of an IP team working closely with other verification engineers, RTL design engineers, micro-architects, architects and other team members in determining the proper implementation strategy for new design, ensure quality of design, and develop test-plans, verification environme...

Acceler8 Talent
Mountain View, California

Hands-on experience with design synthesis, equivalence checking, design lint, clock-domain-crossing and related flows to take designs to high quality sign-off. Knowledge of DFT and physical design concepts and methodologies to achieve high test coverage and best-in-class timing, power and area for d...

Efficient Computer
CA, United States

ASIC Physical Design Engineer. Efficient is hiring a senior ASIC Physical Design Engineer with experience in backend implementation from Netlist to GDSII. Engage with the digital design team to understand the architecture to address congestion and timing issues through design modifications and funct...

Paradigm Works
Santa Clara, California

If you have time to “like” US - we publish helpful industry information with current JOBs:https:// https:// Paradigm Works Careers: 'Design Verification Club' conference dates & locations in 2017 are located via: Additional key-words for search visibility:GPU, CPU, HVL, Hardw...